JPH0449883U - - Google Patents
Info
- Publication number
- JPH0449883U JPH0449883U JP9112290U JP9112290U JPH0449883U JP H0449883 U JPH0449883 U JP H0449883U JP 9112290 U JP9112290 U JP 9112290U JP 9112290 U JP9112290 U JP 9112290U JP H0449883 U JPH0449883 U JP H0449883U
- Authority
- JP
- Japan
- Prior art keywords
- edge
- memory
- output
- counter
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000001514 detection method Methods 0.000 claims description 4
- 238000010586 diagram Methods 0.000 description 4
- 238000012360 testing method Methods 0.000 description 1
Landscapes
- Tests Of Electronic Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9112290U JPH0449883U (en]) | 1990-08-30 | 1990-08-30 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9112290U JPH0449883U (en]) | 1990-08-30 | 1990-08-30 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH0449883U true JPH0449883U (en]) | 1992-04-27 |
Family
ID=31826448
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP9112290U Pending JPH0449883U (en]) | 1990-08-30 | 1990-08-30 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0449883U (en]) |
-
1990
- 1990-08-30 JP JP9112290U patent/JPH0449883U/ja active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4694426A (en) | Asynchronous FIFO status circuit | |
JPS6037961U (ja) | デイジタル2値グル−プ呼出回路装置 | |
JPS6279379A (ja) | タイミング信号発生装置 | |
JPH0449883U (en]) | ||
JP3018404B2 (ja) | マイクロプロセッサ | |
JP2620072B2 (ja) | 論理回路試験装置 | |
JPS6256598B2 (en]) | ||
JPS6027970Y2 (ja) | Ic試験装置用タイミング発生装置 | |
JPS5844418Y2 (ja) | 複数の信号の開始、終了検出装置 | |
JPH02236896A (ja) | メモリ回路 | |
SU1179349A1 (ru) | Устройство дл контрол микропрограмм | |
TW311314B (en) | Method of controlling digital signal synchronization | |
JP2912700B2 (ja) | 半導体集積回路のシミュレーション方法 | |
JPH0445066Y2 (en]) | ||
JPS6243409Y2 (en]) | ||
JPS60135869U (ja) | インタリ−ブ用ramの読出し書込みパルス発生回路 | |
JPS61131131U (en]) | ||
JPS62214375A (ja) | パルス検出方法及びその回路 | |
JPS6271747U (en]) | ||
JPH0322446U (en]) | ||
JPS58122150U (ja) | メモリへの不正アクセス検出回路 | |
JPS62191000U (en]) | ||
JPH04117096A (ja) | マイクロコンピュータ | |
JPH02138799U (en]) | ||
JPS60181947U (ja) | 受信キヤリヤ検出回路 |